

FIG. 1




FIG. 2





FIG. 3






FIG. 5A

RDEN	A0~A2	A3	A4, A5	A6, A7
H	ROW (COLUMN)-WISE REDUNDANT RESISTOR VALUE	ROW OR COLUMN	COMMAND NUMBER	ID NUMBER
A3=0 : REDUNDANT ROW-BASED RELIEF A3=1 : REDUNDANT COLUMN-BASED RELIEF				
A4=1, A5=0 : REDUNDANCY COMMAND 1 A4=0, A5=1 : REDUNDANCY COMMAND 2				

FIG. 5B

RDEN	A0~A5	A6, A7
L	ADDRESS	ID NUMBER




FIG. 7

REDUNDANCY-BASED RELIEF COMMAND
 DECODER CIRCUIT 85




FIG. 8




FIG. 9




FIG. 10A




FIG. 10B




FIG. 11




FIG. 12




FIG. 13





FIG. 14

MEMORY CHIP 200A






FIG. 16A




FIG. 16B




FIG. 17

